Home
|
About
|
Membership
|
Register
|
Contact Us
|
Site Links
|
Site Map
|
Login
Record Details
«
New Search
Brief Record
Full Record
MARC Record
Bibliographic Data
Control Number
UPD-00000159906
Date and Time of Latest Transaction
20090716220416.0
General Information
070803s2003 ph eng
Authentication Code
DMLUC
Main Entry - Personal Name
Noche, Joel Reyes
Title Statement
An asynchronous single-precision floating-point arithmetic unit / Joel Reyes Noche
Cataloging Source
DENGII
Language Code
eng
Local Call Number
LG 995 2003 E64 N63
Publication, Distribution, Etc.
2003
Physical Description
xix, 173 leaves
General Note
Thesis (M.S. in Electrical Engineering)--University of the Philippines, Diliman
Summary, Etc.
A transistor-level design of an asynchronous single-precision floating-point arithmetic unit is designed and tested using Cadence software. It uses CMOS (complementary metal oxide semiconductor) and DCVS (differential cascode voltage switch) logic in a 0.35 um process. Dual-rail signals are used for data, and control signals use four-phase handshaking and are mostly single-rail. Layouts of some of the unit's datapath and control blocks are created and tested. The unit handles single-precision addition, multiplication, division, and remainder using the IEEE 754-1985 Standard for Binary Floating-Point Arithmetic, with rounding and other operations to be handled by separate hardware or software. Division and remainder are done using a restoring subtractive algorithm; multiplication uses an additive algorithm. Exceptions are noted by flags (and not trap handlers) and the output is in single-precision. Previous work on asynchronous floating-point arithmetic units have mostly focused on single operations such as division. This work performs four floating-point operations using a common datapath. As such, it can serve as a basis of comparison for future work
Subject Added Entry - Topical Term
Asynchronous circuits -- Design and construction -- Data processing
Floating-point arithmetic -- Data processing
Computer arithmetic
Collection Category
FI
UP
Location
UP DARCHIVES LG 995 2003 E64 N63 Regular Circulation UARD-10668T
UP DENG-II LG 995 2003 E64 N63 E2000000284 Room-Use Only E-504T
UP DARCHIVES LG 995 2003 E64 N63 Regular Circulation UARD-10668T
UP DENG-II LG 995 2003 E64 N63 E2000000284 Room-Use Only E-504T
Textual Physical Form Designator
Thesis
Physical Location
University of the Philippines
Diliman Main Library: University Archives
LG 995 2003 E64 N63
Diliman: College of Engineering Library II
LG 995 2003 E64 / N63
Digital Copy
Not Available
Add to Book Cart
|
Download MARC
Online Catalog
Basic Search
Advanced Search
Browse Subjects
Book Cart
Text Size:
S
-
M
-
L
Home
|
About
|
Membership
|
Register
|
Contact Us
|
Site Links
|
Site Map
|
Login
Copyright © 2004-2024. Philippine eLib Project
Host: U.P. Diliman University Library